



High power cycling capability
Low on-state and switching losses
Designed for traction and industrial applications

Phase Control Thyristor Type T123-320-18

Mean on-state current	I_{TAV}		320 A		
Repetitive peak off-state voltage	V_{DRM}		1000 ÷ 1800 V		
Repetitive peak reverse voltage	V_{RRM}				
Turn-off time	t_q		125 μ s		
V_{DRM}, V_{RRM}, V	1000	1200	1400	1600	1800
Voltage code	10	12	14	16	18
$T_j, ^\circ C$	-60 ÷ 125				

MAXIMUM ALLOWABLE RATINGS

Symbols and parameters		Units	Values	Test conditions	
ON-STATE					
I_{TAV}	Mean on-state current	A	320 350	$T_c=89^\circ C$, Double side cooled $T_c=85^\circ C$, Double side cooled 180° half-sine wave; 50 Hz	
I_{TRMS}	RMS on-state current	A	502	$T_c=89^\circ C$, Double side cooled 180° half-sine wave; 50 Hz	
I_{TSM}	Surge on-state current	kA	5.0 5.8	$T_j=T_{j\ max}$ $T_j=25^\circ C$	180° half-sine wave; 50 Hz ($t_p=10$ ms); single pulse; $V_D=V_R=0$ V; Gate pulse: $I_G=2$ A; $t_{GP}=50$ μ s; $di_G/dt \geq 1$ A/ μ s
			6.0 6.9	$T_j=T_{j\ max}$ $T_j=25^\circ C$	180° half-sine wave; 60 Hz ($t_p=8.3$ ms); single pulse; $V_D=V_R=0$ V; Gate pulse: $I_G=2$ A; $t_{GP}=50$ μ s; $di_G/dt \geq 1$ A/ μ s
I^2t	Safety factor	$A^2s \cdot 10^3$	125 165	$T_j=T_{j\ max}$ $T_j=25^\circ C$	180° half-sine wave; 50 Hz ($t_p=10$ ms); single pulse; $V_D=V_R=0$ V; Gate pulse: $I_G=2$ A; $t_{GP}=50$ μ s; $di_G/dt \geq 1$ A/ μ s
			145 195	$T_j=T_{j\ max}$ $T_j=25^\circ C$	180° half-sine wave; 60 Hz ($t_p=8.3$ ms); single pulse; $V_D=V_R=0$ V; Gate pulse: $I_G=2$ A; $t_{GP}=50$ μ s; $di_G/dt \geq 1$ A/ μ s
BLOCKING					
V_{DRM}, V_{RRM}	Repetitive peak off-state and Repetitive peak reverse voltages	V	1000 ÷ 1800	$T_{j\ min} < T_j < T_{j\ max}$; 180° half-sine wave; 50 Hz; Gate open	
V_{DSM}, V_{RSM}	Non-repetitive peak off-state and Non-repetitive peak reverse voltages	V	1100 ÷ 1900	$T_{j\ min} < T_j < T_{j\ max}$; 180° half-sine wave; 50 Hz; single pulse; Gate open	
V_D, V_R	Direct off-state and Direct reverse voltages	V	$0.75 \cdot V_{DRM}$ $0.75 \cdot V_{RRM}$	$T_j=T_{j\ max}$; Gate open	

TRIGGERING				
I_{FGM}	Peak forward gate current	A	5	$T_j = T_{j\ max}$
V_{RGM}	Peak reverse gate voltage	V	5	
P_G	Gate power dissipation	W	3	$T_j = T_{j\ max}$ for DC gate current
SWITCHING				
$(di_T/dt)_{crit}$	Critical rate of rise of on-state current non-repetitive (f=1 Hz)	A/ μ s	250	$T_j = T_{j\ max}; V_D = 0.67 \cdot V_{DRM}; I_{TM} = 2 I_{TAV};$ Gate pulse: $I_G = 2$ A; $t_{GP} = 50 \mu$ s; $di_G/dt \geq 1$ A/ μ s
THERMAL				
T_{stg}	Storage temperature	$^{\circ}$ C	-60 ÷ 125	
T_j	Operating junction temperature	$^{\circ}$ C	-60 ÷ 125	
MECHANICAL				
F	Mounting force	kN	5.0 ÷ 7.0	
a	Acceleration	m/s ²	50 100	Device unclamped Device clamped

CHARACTERISTICS


Symbols and parameters		Units	Values	Conditions	
ON-STATE					
V_{TM}	Peak on-state voltage, max	V	1.75	$T_j = 25 \text{ }^{\circ}\text{C}; I_{TM} = 1005$ A	
$V_{T(TO)}$	On-state threshold voltage, max	V	0.90	$T_j = T_{j\ max};$	
r_T	On-state slope resistance, max	m Ω	0.850	$0.5 \pi I_{TAV} < I_T < 1.5 \pi I_{TAV}$	
I_L	Latching current, max	mA	500	$T_j = 25 \text{ }^{\circ}\text{C}; V_D = 12$ V; Gate pulse: $I_G = 2$ A; $t_{GP} = 50 \mu$ s; $di_G/dt \geq 1$ A/ μ s	
I_H	Holding current, max	mA	250	$T_j = 25 \text{ }^{\circ}\text{C};$ $V_D = 12$ V; Gate open	
BLOCKING					
I_{DRM}, I_{RRM}	Repetitive peak off-state and Repetitive peak reverse currents, max	mA	50	$T_j = T_{j\ max};$ $V_D = V_{DRM}; V_R = V_{RRM}$	
$(dv_D/dt)_{crit}$	Critical rate of rise of off-state voltage ¹⁾ , min	V/ μ s	1000	$T_j = T_{j\ max};$ $V_D = 0.67 \cdot V_{DRM};$ Gate open	
TRIGGERING					
V_{GT}	Gate trigger direct voltage, max	V	4.00	$T_j = T_{j\ min}$ $T_j = 25 \text{ }^{\circ}\text{C}$	$V_D = 12$ V; $I_D = 3$ A; Direct gate current
			2.50		
I_{GT}	Gate trigger direct current, max	mA	2.00	$T_j = T_{j\ max}$	
			400	$T_j = T_{j\ min}$	
			250	$T_j = 25 \text{ }^{\circ}\text{C}$	
V_{GD}	Gate non-trigger direct voltage, min	V	200	$T_j = T_{j\ max}$	
			0.25	$V_D = 0.67 \cdot V_{DRM};$	
I_{GD}	Gate non-trigger direct current, min	mA	10.00	Direct gate current	
SWITCHING					
t_{gd}	Delay time	μ s	2.00	$T_j = 25 \text{ }^{\circ}\text{C}; V_D = 0.4 \cdot V_{DRM}; I_{TM} = I_{TAV};$ Gate pulse: $I_G = 2$ A; $t_{GP} = 50 \mu$ s; $di_G/dt \geq 1$ A/ μ s	
t_q	Turn-off time ²⁾ , max	μ s	125	$dv_D/dt = 50$ V/ μ s; $T_j = T_{j\ max}; I_{TM} = I_{TAV};$ $di_R/dt = -10$ A/ μ s; $V_R = 100$ V; $V_D = 0.67 \cdot V_{DRM}$	
Q_{rr}	Total recovered charge, max	μ C	700	$T_j = T_{j\ max}; I_{TM} = 320$ A;	
t_{rr}	Reverse recovery time, max	μ s	16	$di_R/dt = -10$ A/ μ s;	
I_{rrM}	Peak reverse recovery current, max	A	88	$V_R = 100$ V	

THERMAL					
R_{thjc}	Thermal resistance, junction to case, max	°C/W	0.070	Direct current	Double side cooled
R_{thjc-A}			0.154		Anode side cooled
R_{thjc-K}			0.126		Cathode side cooled
R_{thck}	Thermal resistance, case to heatsink, max	°C/W	0.010	Direct current	
MECHANICAL					
w	Weight, typ	g	70		
D_s	Surface creepage distance	mm (inch)	7.94 (0.313)		
D_a	Air strike distance	mm (inch)	5.00 (0.197)		

PART NUMBERING GUIDE

T	123	320	18	N
1	2	3	4	5

1. Phase Control Thyristor
2. Design version
3. Mean on-state current, A
4. Voltage code
5. Ambient conditions: N – normal; T – tropical



All dimensions in millimeters (inches)




Fig 1 – On-state characteristics of Limit device

Analytical function for On-state characteristic:

$$V_T = A + B \cdot i_T + C \cdot \ln(i_T + 1) + D \cdot \sqrt{i_T}$$

	Coefficients for max curves	
	$T_j = 25^\circ\text{C}$	$T_j = T_{j\text{max}}$
A	0.938422	0.753026
B	0.639295	0.778347
C	-0.224382	-0.299678
D	0.324688	0.433643

On-state characteristic model (see Fig. 1)




Fig 2 – Transient thermal impedance

Analytical function for Transient thermal impedance junction to case Z_{thjc} for DC:

$$Z_{thjc} = \sum_{i=1}^n R_i \left(1 - e^{-\frac{t}{\tau_i}} \right)$$

Where $i = 1$ to n , n is the number of terms in the series.

t = Duration of heating pulse in seconds.

Z_{thjc} = Thermal resistance at time t .

R_i = Amplitude of p_{th} term.

τ_i = Time constant of r_{th} term.

DC Double side cooled

i	1	2	3	4	5	6
R_i K/W	0.03233	0.02226	0.005231	0.002739	0.006738	0.0006988
τ_i s	0.2392	0.533	0.1478	0.01499	0.002749	0.0002969

DC Anode side cooled

i	1	2	3	4	5	6
R_i K/W	0.08459	0.02327	0.002598	0.006598	0.0006736	0.03694
τ_i s	2.653	0.5669	0.01311	0.00269	0.0002871	0.2416

DC Cathode side cooled

i	1	2	3	4	5	6
R_i K/W	0.05654	0.03706	0.002638	0.006637	0.0006786	0.02303
τ_i s	2.653	0.2338	0.01361	0.002704	0.000289	0.5476

Transient thermal impedance junction to case Z_{thjc} model (see Fig. 2)




Fig 3 – Gate characteristics – Trigger limits




Fig 4 - Gate characteristics –Power curves




Fig 5 – Total recovered charge, Q_{rr-i} (integral)




Fig 6 - Recovered charge, Q_{rr} (linear)




Fig 7 – Peak reverse recovery current, I_{rm}




Fig 8 – Maximum recovery time, t_{rr} (linear)




Fig 9 – On-state power loss (sinusoidal current waveforms)




Fig 10 – On-state power loss (rectangular current waveforms)




Fig 11 – Maximum case temperature DSC (sinusoidal current waveforms)




Fig 12 – Maximum case temperature DSC (rectangular current waveforms)




Fig 13 – Maximum surge and I²t ratings




Fig 14 – Maximum surge ratings